Altera: Cyclone V DE1-SOC FPGA Development Board - P0159
The DE1-SoC Development Kit presents a robust hardware design platform built around the Altera System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility
- Buy 3 for PKR156,275.00 each and save 5%
- Buy 10 for PKR151,340.00 each and save 8%
The DE1-SoC Development Kit presents a robust hardware design platform built around the Altera System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility. Users can now leverage the power of tremendous re-configurability paired with a high-performance, low-power processor system. Altera’s SoC integrates an ARM-based hard processor system (HPS) consisting of processor, peripherals and memory interfaces tied seamlessly with the FPGA fabric using a high-bandwidth interconnect backbone. The DE1-SoC development board includes hardware such as high-speed DDR3 memory, video and audio capabilities, Ethernet networking, and much more.
Specifications:
- Cyclone V SoC 5CSEMA5F31C6 Device
- Dual-core ARM Cortex-A9 (HPS)
- 85K Programmable Logic Elements
- 4,450 Kbits embedded memory
- 6 Fractional PLLs
- 2 Hard Memory Controllers
- Serial Configuration device – EPCS128 on FPGA
- On-Board USB Blaster II (Normal type B USB connector)
- 64MB (32Mx16) SDRAM on FPGA
- 1GB (2x256Mx16) DDR3 SDRAM on HPS
- USB to UART (micro USB type B connector)
- 10/100/1000 Ethernet
- PS/2 mouse/keyboard
- IR Emitter/Receiver
- Two 40-pin Expansion Headers (voltage levels: 3.3V)
- One 10-pin ADC Input Header
- One LTC connector (One Serial Peripheral Interface (SPI) Master ,one I2C and one GPIO interface )
- 24-bit VGA DAC
- 24-bit CODEC, Line-in, line-out, and microphone-in jacks
- TV Decoder (NTSC/PAL/SECAM) and TV-in connector
- Fast throughput rate: 1 MSPS
- Channel number: 8
- Resolution: 12 bits
- Analog input range : 0 ~ 2.5 V or 0 ~ 5V as selected via the RANGE bit in the control register
- Six 7-segment displays
- 10 User switches (FPGA x10)
- 4 User Keys (FPGA x4)
- G-Sensor on HPS
- G-Sensor on HPS
Block Diagram:
Package Contents:
- DE1-SoC Board
- DE1-SoC Quick Start Guide
- Type A to B USB Cable
- Type A to Mini-B USB Cable
- Power DC Adapter (12V)
User Manual here
Tutorial
For more
Part Number | P0159 |
---|---|
Manufacturer | TerAsic |
Weight (KG) | 0.100000 |
Product Availability | In Stock |
Log In